Non-maskable Interrupt (NMI)

From Thomas-Krenn-Wiki
Jump to navigation Jump to search

In computer science, an interrupt is a brief interruption of the normal program flow. Interrupts can be triggered by software or hardware components.

Interrupt types

With hardware interrupts, a distinction is made between maskable and non-maskable interrupts.[1]

Maskable Interrupt

All regular interruptions, which we normally use and number. are described as maskable interruptions. An interrupt is considered masked, if it has been disabled or if the CPU has been instructed to ignore it. The processor is able to mask every interruption or to ignore it temporarily, if it is necessary to do another task.[2]

Non-maskable Interrupt

A non-maskable interrupt (NMI) can not be ignored and is only used for critical hardware errors. NMIs are usually output via a separate interrupt line. If a NMI is received by the CPU, it means that a critical error has occurred and the system is likely to crash shortly. The processor interrupts on a NMI all other activities and handles the NMI. The NMI signal is only used in critical problem situations, for example, in the event of serious hardware errors like parity errors of the storage subsystem. Such errors must be handled immediately to avoid potential data damage through tipped bits.

More information

References

  1. Hardwareinterrupt (de.wikipedia.org)
  2. Non-Maskable Interrupts (access.redhat.com/documentation)


Author: Werner Fischer

Werner Fischer, working in the Knowledge Transfer team at Thomas-Krenn, completed his studies of Computer and Media Security at FH Hagenberg in Austria. He is a regular speaker at many conferences like LinuxTag, OSMC, OSDC, LinuxCon, and author for various IT magazines. In his spare time he enjoys playing the piano and training for a good result at the annual Linz marathon relay.


Translator: Alina Ranzinger

Alina has been working at Thomas-Krenn.AG since 2024. After her training as multilingual business assistant, she got her job as assistant of the Product Management and is responsible for the translation of texts and for the organisation of the department.


Related articles

Rack rails for Supermicro servers
Security Advisories for Supermicro BMC
System Management BIOS