AMD EPYC 9005 Turin

From Thomas-Krenn-Wiki
Jump to navigation Jump to search

Processors of the AMD EPYC 9005 series (codenamed AMD Turin) offer up to 192 Zen CPU cores per CPU. These are divided into up to 16 Core Complex Dies (CCDs). The central I/O die offers a 12-channel DDR5 memory connection and PCIe Gen 5.0 lanes. This article provides a tabular overview of the models in the AMD EPYC 9005 series.

Aufbau

Zen 5 Zen 5c
Cores 128 192
CCDs 16 12
Cores / CCD 8 16

Single-Socket CPUs

For single-socket servers, AMD offers discounted ‘P’ variants of the AMD EPYC 9005 processors.

Model Cores CPU-Clocking [GHz]

(Base)

CPU-Clocking [GHz]

(Max)

L3-Cache [MB]

(32 MB/CCD)

CCDs Cores/CCD TDP [W]
9355P 32 3,55 4,4 256 8 4 280
9455P 48 3,15 192 6 8 300
9555P 64 3,2 256 8 360
9655P 96 2,6 4,5 384 12 400

Dual-Socket CPUs

Processors without a ‘P’ at the end can be used in both single-socket and dual-socket servers.

Zen 5 CPUs

Model Cores CPU-Clocking [GHz]

(Base)

CPU-Clocking [GHz]

(Max)

L3-Cache [MB]

(32 MB/CCD)

CCDs Cores/CCD TDP [W]
9015 8 3,6 4,1 64 2 4 125
9115 16 2,6 4,1 8
9135 3,65 4,3 200
9255 24 3,25 128 4 6
9335 32 3,0 4,4 256 8 4 210
9355 3,55 280
9365 36 3,4 4,3 192 6 6 300
9455 48 3,15 4,4 256 8
9535 64 2,4 4,3 8
9555 3,2 4,4 360
9565 72 3,15 4,3 384 12 6 400
9655 96 2,6 4,5 8
9755 128 2,7 4,1 512 16 500

Zen 5 High-Frequency CPUs

High-frequency CPUs are specially optimised for per-core licence costs. They offer the highest possible clock frequency with a lower number of cores and therefore high performance per core.

Model Cores CPU-Clocking [GHz]

(Base)

CPU-Clocking [GHz]

(Max)

L3-Cache [MB]

(32 MB/CCD)

CCDs Cores/CCD TDP [W]
9175F 16 4,2 5,0 512 16 1 320
9275F 24 4,1 4,8 256 8 3
9375F 32 3,85 4
9475F 48 3,65 6 400
9575F 64 3,3 5,0 8

Zen 5c CPUs

Zen 5c CPUs offer more cores/CCD at a lower clock rate.

Model Cores CPU-Clocking [GHz]

(Base)

CPU-Clocking [GHz]

(Max)

L3-Cache [MB]

(32 MB/CCD)

Zen 5c

CCDs

Cores/CCD TDP
9645 96 2,3 3,7 256 8 12 320
9745 128 2,4 16 400
9825 144 2,2 384 12 12 390
9845 160 2,1 320 10 16
9965 192 2,25 384 12 16 500

Further Information


Author: Werner Fischer

Werner Fischer, working in the Knowledge Transfer team at Thomas-Krenn, completed his studies of Computer and Media Security at FH Hagenberg in Austria. He is a regular speaker at many conferences like LinuxTag, OSMC, OSDC, LinuxCon, and author for various IT magazines. In his spare time he enjoys playing the piano and training for a good result at the annual Linz marathon relay.


Related articles

AMD EPYC 7002 Rome
AMD EPYC 7003 Milan Workload Profile NIC Throughput Intensive
AMD Opteron 4100 Series Lisbon Processors